The Sr. Principal Verification Engineer is responsible for pre-silicon verification of IP modules and subsystems. This includes defining verification plans, collaborating with design teams, developing and debugging UVM-based verification environments, and executing verification plans to ensure compliance with product specifications.
Job Title: Sr. Principal Verification Engineer
Primary Location: Bengaluru, India
Role Summary:
We are part of MCU/MPU Engineering, a central design organization within NXP, developing products for multiple business lines in Automotive, Internet of Things (IoT), Networking, and Radio Frequency products, with expertise in hardware engineering, including architecture, IP, and full SoC Design.
MME's Digital IP team produces design solutions covering the very wide range of SoCs required by the business lines. The team is challenged to produce industry-leading solutions covering very cost-sensitive, low-power devices to highly integrated, high-performance, multi-cohort devices compliant with the latest automotive and industrial safety and security standards.
Job Responsibility:
- Responsible for the pre-silicon verification of IP modules or, IP subsystems
- Responsible for defining and writing IP verification plans based on requirements documents (industry standards, product requirements, IP architecture and IP implementation specifications)
- Interface to HW, FW, and SW design teams, as well as to architecture and system engineering teams, to understand functionality and application of the IP or subsystem.
- Responsible for executing verification plan according to the product specification and verification requirements defined by product architects.
- Responsible for architecting, developing, debugging and running UVM based verification environment for RTL simulation.
- Define and develop test cases in an appropriate verification framework. Create stimulus and assertions, run simulation, debug test cases on the design models (RTL, power aware RTL, gate level, FPGA, Emulation platform), run regression, collect and analyze code/functional coverage.
Job Qualification:
- Degree in Electrical Engineering or Computer Science, with 7+ years of experience on IP/Sub-System Verification
- Prior experience as a tech lead or DV manager is strongly preferred
- Proven experience in testbench design and development using UVM methodology for IP/Subsystem and SOC.
- Advanced knowledge of Verilog, System Verilog, C/C++, Shell.
- High proficiency in Metric Driven Verification concepts, functional and code coverage.
- High proficiency in directed and constrained random methodologies.
- Good knowledge of formal verification methodologies and assertions.
- Experience with debugging of designs pre- and post-silicon, in simulation and on the bench.
- Excellent written and verbal communication skill.
- Good knowledge in scripting like Perl, TCL or Python is a plus
More information about NXP in India...
#LI-29f4
Top Skills
C
C++
System Verilog
Verilog
Similar Jobs
Artificial Intelligence • Cloud • Information Technology • Software • Semiconductor
The IP Verification Engineer will perform functional verification of IP logic, develop verification plans, execute system simulations, troubleshoot issues, and collaborate with design teams. Responsibilities include writing test cases, maintaining verification infrastructure, and ensuring the design meets specifications.
Top Skills:
System Verilog
Artificial Intelligence • Cloud • Information Technology • Software • Semiconductor
The SoC Design Verification Engineer performs functional verification of integrated SoC designs, develops reusable verification plans and test environments, analyzes performance, and collaborates with teams. Responsibilities include debugging presilicon issues, documenting test plans, improving verification infrastructure, and ensuring security coverage in testing.
Top Skills:
System Verilog
Artificial Intelligence • Cloud • Information Technology • Software • Semiconductor
The SoC Design Verification Engineer performs functional verification of integrated SoCs, creating reusable verification plans and test benches. This role involves executing verification plans, debugging issues in a presilicon environment, collaborating with various engineering teams, and maintaining verification infrastructure while ensuring security coverage in tests.
Top Skills:
System Verilog
What you need to know about the Delhi Tech Scene
Delhi, India's capital city, is a place where tradition and progress co-exist. While Old Delhi is known for its rich history and bustling markets, New Delhi is defined by its modern architecture. It's clear the region places a strong emphasis on preserving its cultural heritage while embracing technological advancements, particularly in artificial intelligence, which plays a central role in shaping the city's tech landscape, fueled by investments in research and development.
