Micron Technology
Sr Engineer, Advanced Packaging Design Enablement Engineering (APDEE)
Be an Early Applicant
The Sr Engineer in Die Design Engineering will oversee TSV & 3D Integration, collaborate across teams, and ensure die design meets advanced packaging requirements.
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Advanced Packaging Technology Development org is seeking an experienced and technically strong Semiconductor design Senior Engineer to support High Bandwidth Memory (HBM) packaging program. This role sits at the critical intersection of silicon design and advanced packaging, responsible for executing advanced packaging related design strategy that enables world-class HBM product integration. In this position, you will collaborate with Micron's various design teams HIG DTPCO, DRAM designers all over the world and support the efforts of groups such as Product Engineering, Test, Probe, Process Integration, Assembly and Marketing to proactively design products that optimize all manufacturing functions and assure the best cost, quality, reliability, time-to-market, and customer satisfaction
Key Responsibilities• PWF Reticles Design and tapeout• Developing DFTs in test vehicles for packaging related fail modes• Co-work with HIG-HBM DTPCO, HIG-HBM team for developing test structures for live die• Design rules management, Process Design rules for PWF , wafer thinning and dicing, die stacking etc• BEOL Design - mainly engagement with FE Integration teams• Engagement with Scribe Design team to capture Advanced Packaging requirements and Review• TSV design engagement with HIG-HBM DTPCO teams ( electrical , thermal and mechanical performance)• Creationand Maintenance of DFMEA related to advacned packaging process steps like PWF, die stacking etc• Perform Electrical Simulations to understand the fail mode mechanism
Required Qualifications
Education
∙ Masters or PhD degree in Electrical Engineering, Computer Engineering, or related field required
Experience
∙ 5+ years of experience in die design and physical layout engineering
∙ Direct hands-on experience with HBM, 3D-IC, or advanced packaging programs (CoWoS, SoIC, FOVEROS, or equivalent)
∙ Proven experience with TSV-based die design including KOZ management, micro-bump layout, and backside RDL
Technical Skills
∙ Deep expertise in physical design and layout using industry-standard EDA tools (Cadence Virtuoso, Innovus, Mentor Calibre, Synopsys IC Compiler)
∙ Strong knowledge of DRC/LVS/ERC sign-off flows and foundry PDK rule interpretation
∙ Solid understanding of TSV design rules, stress modeling implications, and 3D integration layout constraints
∙ Working knowledge of DFT structures relevant to advanced packaging: daisy chains, BIST, boundary scan, IEEE P1838
∙ Familiarity with JEDEC HBM specifications (HBM2E, HBM3, HBM3E)
∙ Understanding of power integrity, signal integrity, and thermal considerations at the die-package interface
∙ Experience with parasitic extraction and layout-driven optimization for high-speed memory interfaces
Preferred Qualifications
∙ Experience with hybrid bonding or direct bond interconnect (DBI) die design constraints
∙ Familiarity with chiplet architecture and disaggregated die design for heterogeneous integration
∙ Knowledge of HBM assembly (TCB, underfill, wafer thinning)
∙ Experience with layout automation scripting (Skill, Python, Tcl) for template generation and DRC waiver management
∙ Exposure to reliability physics relevant to advanced packaging: electromigration, stress voiding, thermo-mechanical degradation
∙ Published work or patents in advanced packaging, 3D-IC design, or memory interface design
About Micron Technology, Inc.
We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all . With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities - from the data center to the intelligent edge and across the client and mobile user experience.
To learn more, please visit micron.com/careers
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.
To request assistance with the application process and/or for reasonable accommodations, please contact [email protected]
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Advanced Packaging Technology Development org is seeking an experienced and technically strong Semiconductor design Senior Engineer to support High Bandwidth Memory (HBM) packaging program. This role sits at the critical intersection of silicon design and advanced packaging, responsible for executing advanced packaging related design strategy that enables world-class HBM product integration. In this position, you will collaborate with Micron's various design teams HIG DTPCO, DRAM designers all over the world and support the efforts of groups such as Product Engineering, Test, Probe, Process Integration, Assembly and Marketing to proactively design products that optimize all manufacturing functions and assure the best cost, quality, reliability, time-to-market, and customer satisfaction
Key Responsibilities• PWF Reticles Design and tapeout• Developing DFTs in test vehicles for packaging related fail modes• Co-work with HIG-HBM DTPCO, HIG-HBM team for developing test structures for live die• Design rules management, Process Design rules for PWF , wafer thinning and dicing, die stacking etc• BEOL Design - mainly engagement with FE Integration teams• Engagement with Scribe Design team to capture Advanced Packaging requirements and Review• TSV design engagement with HIG-HBM DTPCO teams ( electrical , thermal and mechanical performance)• Creationand Maintenance of DFMEA related to advacned packaging process steps like PWF, die stacking etc• Perform Electrical Simulations to understand the fail mode mechanism
Required Qualifications
Education
∙ Masters or PhD degree in Electrical Engineering, Computer Engineering, or related field required
Experience
∙ 5+ years of experience in die design and physical layout engineering
∙ Direct hands-on experience with HBM, 3D-IC, or advanced packaging programs (CoWoS, SoIC, FOVEROS, or equivalent)
∙ Proven experience with TSV-based die design including KOZ management, micro-bump layout, and backside RDL
Technical Skills
∙ Deep expertise in physical design and layout using industry-standard EDA tools (Cadence Virtuoso, Innovus, Mentor Calibre, Synopsys IC Compiler)
∙ Strong knowledge of DRC/LVS/ERC sign-off flows and foundry PDK rule interpretation
∙ Solid understanding of TSV design rules, stress modeling implications, and 3D integration layout constraints
∙ Working knowledge of DFT structures relevant to advanced packaging: daisy chains, BIST, boundary scan, IEEE P1838
∙ Familiarity with JEDEC HBM specifications (HBM2E, HBM3, HBM3E)
∙ Understanding of power integrity, signal integrity, and thermal considerations at the die-package interface
∙ Experience with parasitic extraction and layout-driven optimization for high-speed memory interfaces
Preferred Qualifications
∙ Experience with hybrid bonding or direct bond interconnect (DBI) die design constraints
∙ Familiarity with chiplet architecture and disaggregated die design for heterogeneous integration
∙ Knowledge of HBM assembly (TCB, underfill, wafer thinning)
∙ Experience with layout automation scripting (Skill, Python, Tcl) for template generation and DRC waiver management
∙ Exposure to reliability physics relevant to advanced packaging: electromigration, stress voiding, thermo-mechanical degradation
∙ Published work or patents in advanced packaging, 3D-IC design, or memory interface design
About Micron Technology, Inc.
We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all . With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities - from the data center to the intelligent edge and across the client and mobile user experience.
To learn more, please visit micron.com/careers
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.
To request assistance with the application process and/or for reasonable accommodations, please contact [email protected]
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
Top Skills
Cadence Virtuoso
Eda Tools
Innovus
Mentor Calibre
Python
Synopsys Ic Compiler
Tcl
Similar Jobs at Micron Technology
.jpeg)
Artificial Intelligence • Hardware • Information Technology • Machine Learning
This role involves die design engineering focusing on TSV integration and advanced packaging, collaborating across teams and adopting new technologies while ensuring design reliability and innovation in HBM standards.
Top Skills:
Cadence VirtuosoInnovusMentor CalibrePythonSkillSynopsys Ic CompilerTcl
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Staff Data Scientist will develop and deploy data products for semiconductor design using advanced machine learning and optimization techniques, mentoring others and driving innovation.
Top Skills:
Data PipelinesEda ToolsGraph Neural NetworksLarge Language ModelsMachine LearningPythonRReinforcement LearningSQLStatistical Modelling
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Oversee verification of custom memory circuit designs, simulate and debug pre-silicon full chip designs, and develop test cases to ensure functionality and correct performance of DRAM and emerging memory architectures.
Top Skills:
Ai-Assisted ToolsPliSystemverilogUvmVerilog
What you need to know about the Delhi Tech Scene
Delhi, India's capital city, is a place where tradition and progress co-exist. While Old Delhi is known for its rich history and bustling markets, New Delhi is defined by its modern architecture. It's clear the region places a strong emphasis on preserving its cultural heritage while embracing technological advancements, particularly in artificial intelligence, which plays a central role in shaping the city's tech landscape, fueled by investments in research and development.
