Broadcom Logo

Broadcom

R&D Engineer IC Design

Posted Yesterday
Be an Early Applicant
Remote
Hiring Remotely in Electronics City, Bangalore, Karnataka, IND
Senior level
Remote
Hiring Remotely in Electronics City, Bangalore, Karnataka, IND
Senior level
Work on SoC DFT activities including architecture, test insertion and verification, ATPG pattern generation, coverage improvement, vector simulation, post-silicon debug, yield improvement, and DFT timing closure. Requires collaboration with physical design and STA teams, customers, and geographically distributed teams. The role also involves independent work and supervising team members.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

The candidate would be required to work on various phases of SoC DFT related activities for Broadcom  APD (ASIC Product Division)’s designs – DFT Architecture, Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement to meet the product test metrics. It involves working with the Physical Design & STA team for DFT mode timing closure. The role could also involve direct interaction with external customers.

                                                                  

The candidate should have in-depth knowledge of DFT concepts and should be well experienced in various aspects of DFT -ATPG, MBIST & JTAG. The candidate should have worked on DFT insertion & verification, pattern generation, coverage improvement, vector simulation, post-silicon debug. Strong problem solving & debugging skills are a must. Expertise in scripting languages such as perl, shell, etc. is an added advantage. Experience with either Mentor Graphics DFT tools (TestKompress, Fastscan) is highly desirable.


The candidate should have worked with team across multiple geographies. The candidate should be able to handle his/her work independently and also supervise the work of other team members as required. The candidate should possess excellent communication skills.   


Educational qualification & Experience Level : Bachelor’s degree with 8+ years of relevant experience or Master’s degree with 6+ years of relevant experience

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Similar Jobs

Yesterday
Remote
Electronics City, Bangalore, Karnataka, IND
Senior level
Senior level
Software • Semiconductor • Manufacturing
Performs SoC DFT architecture, test insertion and verification, ATPG pattern generation, coverage improvement, vector simulation, post-silicon debug, and yield improvement. Collaborates with physical design and STA teams on DFT timing closure, supports customer interactions, and may supervise team members across geographies. Requires strong DFT expertise, debugging skills, scripting knowledge, and familiarity with Mentor Graphics DFT tools.
Top Skills: Automatic Test Pattern Generation (Atpg)Design-For-Test (Dft)JtagMemory Built-In Self-Test (Mbist)Mentor Graphics FastscanMentor Graphics TestkompressPerlPhysical DesignShell ScriptingSocStatic Timing Analysis (Sta)
Yesterday
Remote
Electronics City, Bangalore, Karnataka, IND
Senior level
Senior level
Software • Semiconductor • Manufacturing
Performs SoC DFT architecture, test insertion and verification, ATPG pattern generation, coverage improvement, vector simulation, post-silicon debug, and yield improvement. Collaborates with physical design and STA teams on DFT timing closure and may interact with customers. Requires independent execution, cross-geography teamwork, problem-solving, communication, and supervision of team members.
Top Skills: AtpgDft InsertionJtagMbistPerlShellSiemens FastscanSiemens TestkompressSoc DftStatic Timing Analysis (Sta)Vector Simulation
2 Months Ago
Remote
Electronics City, Bangalore, Karnataka, IND
Senior level
Senior level
Software • Semiconductor • Manufacturing
Lead design and development of complex integrated circuits and ASICs, defining architecture, logic, simulation, synthesis, place-and-route, timing and power analysis. Oversee verification, documentation, experimental evaluation, vendor capability reviews, and mentor junior engineers while managing major projects from concept through delivery.
Top Skills: AsicIc DesignIc LayoutLogic DesignPlace And RoutePower AnalysisSynthesisSystem SimulationTiming Analysis

What you need to know about the Delhi Tech Scene

Delhi, India's capital city, is a place where tradition and progress co-exist. While Old Delhi is known for its rich history and bustling markets, New Delhi is defined by its modern architecture. It's clear the region places a strong emphasis on preserving its cultural heritage while embracing technological advancements, particularly in artificial intelligence, which plays a central role in shaping the city's tech landscape, fueled by investments in research and development.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account