Broadcom Logo

Broadcom

Memory Layout Design Engineer

Posted Yesterday
Be an Early Applicant
Remote
Hiring Remotely in Electronics City, Bangalore, Karnataka, IND
Mid level
Remote
Hiring Remotely in Electronics City, Bangalore, Karnataka, IND
Mid level
Designs and verifies memory layouts for advanced CMOS processes, applying layout rules and managing floor planning, hierarchy, chip integration, schedules, and end-to-end deliverables. Performs LVS, DRC, ERC, antenna, and electromigration verification using Cadence and Calibre tools. Collaborates with SOC and library teams, reviews new technologies and methodologies, and may lead, train junior engineers, and manage layout projects.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Job Requirements:
  - Minimum 3+ years of experience with strong layout knowledge.
  - Bachelor's degree required.
  - Proficiency in using Cadence tools (Virtuoso Layout, Layout XL, Cadence Schematic Capture, and verification tools - CALIBRE & Hercules).
  - Strong layout knowledge in submicron processes (e.g., A14, 2nm, 3nm, 5nm, 7nm).
  - Experience in digital layout (Standard cell, Memory, I/O); analog layout experience is a plus.
Job Description:
  - Understand and apply layout guidelines, new process rules, and technical requirements for good quality layout.
  - Manage scheduling, timelines, and layout floor-planning.
  - Responsible for start-to-end deliverables with quality within the planned schedule.
  - Adapt quickly to new methodologies, remain open to new ideas, and communicate effectively with the SOC/library team.
Skill Set (Memory):
  - Strong experience in Memory layout design and physical verification (LVS, DRC, ERC, Antenna, ElectroMigration) in CMOS processes.
  - Experience with Cadence Layout tools (VIRTUOSO XL, VXL, or EXL) and CALIBRE verification tools.
  - Proficiency in floor-planning, hierarchy layout, and chip integration.
  - Understanding of memory architecture, RC requirements, and the ability to plan signal and power based on layout guidelines.
  - Knowledge of AI, automation in layout, Script Programming, and SKILL Programming is a plus.
  - Ability to lead, train junior engineers, and manage projects effectively.
  - Good knowledge of memory layout topology; experience with memory compilers is a plus.
  - Ability to lead new technology reviews to document layout methodologies, flows, and guidelines.
  - Self-reliant with the ability to work both independently and collaboratively.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Similar Jobs

17 Days Ago
Remote
Electronics City, Bangalore, Karnataka, IND
Senior level
Senior level
Software • Semiconductor • Manufacturing
Lead memory layout design from floor-planning to tapeout for advanced CMOS nodes. Apply process rules and verification (LVS/DRC/ERC), manage schedules, mentor juniors, automate layout flows, and document methodologies to meet quality and timing requirements.
Top Skills: 2Nm3Nm5NmAntenna ChecksCadence Schematic CaptureCadence VirtuosoCadence Virtuoso Xl (Vxl/Exl)CalibreCmos 7NmDrcElectromigrationErcFloor-PlanningHerculesLayout AutomationLvsMemory CompilersRc ExtractionSkill
One Month Ago
Remote
Electronics City, Bangalore, Karnataka, IND
Senior level
Senior level
Software • Semiconductor • Manufacturing
Design and deliver high-quality memory layouts for advanced FinFET processes. Manage floor-planning, schedule, and chip integration; perform physical verification (LVS/DRC/ERC/Antenna/EM); lead and train layout teams; document methodologies and adapt to new process rules and automation.
Top Skills: 2Nm3NmA14AIAntenna ChecksCadence Schematic CaptureCadence VirtuosoCalibreCmos ProcessesDrcElectromigration (Em)ErcExlFinfet (Tsmc 5NmHerculesLayout AutomationLayout XlLvsMemory CompilersSamsung Lower Nodes)SkillVxl
9 Hours Ago
Easy Apply
Remote
India
Easy Apply
Senior level
Senior level
Artificial Intelligence • Edtech • Mobile • Natural Language Processing • Productivity • Software
Leads global paid media strategy, budgeting, campaign execution, audience targeting, attribution, incrementality testing, and marketing mix modeling. Manages agency and platform relationships, affiliate programs, performance reporting, experimentation, and emerging ad formats. Builds and mentors a remote team while partnering with Data, Engineering, Product, Finance, and Legal to optimize CAC, ROAS, LTV, and profitability.
Top Skills: A/B TestingApple Search AdsAttributionDv360Ga4Google AdsIncrementality TestingLookerMarketing Mix ModelingMeta AdsPmaxTiktok Ads ManagerUac

What you need to know about the Delhi Tech Scene

Delhi, India's capital city, is a place where tradition and progress co-exist. While Old Delhi is known for its rich history and bustling markets, New Delhi is defined by its modern architecture. It's clear the region places a strong emphasis on preserving its cultural heritage while embracing technological advancements, particularly in artificial intelligence, which plays a central role in shaping the city's tech landscape, fueled by investments in research and development.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account