The Lead Design Engineer will develop and integrate foundry rule decks and technology files to support PDKs. This includes physical verification methodology and automation of verification flows, along with supporting design teams and ensuring QA of integrated PDKs. Responsibilities also include tool support and developing a framework for efficiency improvements.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Description:
- To develop & integrate foundry rule decks & technology files to support PDKs by using foundry provided process design kits as a starting point.
- PDK QA, verification and release methodology for decks and specialized setups including track patterns to aid in layout.
- Responsible for physical verification methodology, including installation, development, qualification, automation, and support –
- To develop scripts to automate LVS, DRC, RM,IR and Parasitic Extraction flows.
- And to support layout teams in verification flow issues.
- Ensuring QA of the integrated PDK’s with the custom design environment
- Add sub scripts to improve efficiency on QA process with adequate coverage.
- General tool usage support – real-time support of all tools, creating bug workarounds and filing CCRs with R&D
- Responsible for rule deck development - to implement process design rules into physical verification rules decks and QC for the rule decks.
- Responsible for interfacing with the design teams and foundry team to develop and verify our PDKs.
- Develop, own and maintain an automation frame work for efficiency improvement perspective for the design environment.
Position Requirements:
- Bachelor’s Degree in Electrical/Electronic Engineering or equivalent .
- 4-7 years of Work experience in PDK development and CAD enablement.
- Expertise in Cadence Python, SKILL, Perl programming languages.
- Knowledge of deep sub-micron CMOS processes, device physics and layout design.
- Experience with Cadence custom IC Virtuoso platform to create layout test structures, to validate verification rules and to troubleshoot errors.
- Experience in developing PDK device library components and definitions including SKILL parameterized cells (Pcell), symbols, CDF, callbacks, simulation/netlisting.
- Experience with physical verification tools for DRC, LVS and parasitic extraction, Cadence PVS, Assura is a plus.
- Working knowledge of revision control software (Git, sos, Subversion, Synchronicity, etc)
- Understanding on Pcell creation and enhancements to pcell parameters, device call backs etc is a plus
- Excellent technical problem solving skills.
- Excellent communication and presentation skills.
We’re doing work that matters. Help us solve what others can’t.
Top Skills
Perl
Python
Skill
Cadence Design Systems Noida, Uttar Pradesh, IND Office
Plot Nos 57 A, B, C, 11 & 10 Noida Special Economic Zone, PO NSEZ -, Noida, India, 201305
Similar Jobs
Be an Early Applicant
The Lead Design Engineer will work on AMS verification, ensuring proficiency in Verilog coding and understanding of analog design concepts. Responsibilities include co-sim setups, developing test plans, debugging, and understanding SERDES protocols to enhance product development.
Be an Early Applicant
The Lead Design Engineer at Cadence will be responsible for analog design and managing complex IP projects, mentoring junior engineers, and ensuring the successful delivery of high-speed Serdes and memory interface circuits. They will require strong fundamentals in Analog Design and I/O Design, alongside excellent communication skills.
Be an Early Applicant
The Lead Design Engineer at Cadence will work with PnR and STA tools, focusing on advanced technologies like 10nm and 6nm. The role emphasizes innovation in technology and leadership in delivering impactful solutions.
What you need to know about the Delhi Tech Scene
Delhi, India's capital city, is a place where tradition and progress co-exist. While Old Delhi is known for its rich history and bustling markets, New Delhi is defined by its modern architecture. It's clear the region places a strong emphasis on preserving its cultural heritage while embracing technological advancements, particularly in artificial intelligence, which plays a central role in shaping the city's tech landscape, fueled by investments in research and development.
